

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS PO Box 1450 Alexandra, Vigonia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09 764,243	01-19-2001	Michael C. Stephens JR.	VISA-48	6973	
28112 75	90 06 11 2003				
GEORGE O. SAILE & ASSOCIATES			EXAMINER		
28 DAVIS AVE POUGHKEEPS	ENUE BIE, NY 12603		COLEMAN,	COLEMAN, WILLIAM D	
			ART UNIT	PAPER NUMBER	
			2823	-	

DATE MAILED: 06.11/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

		S				
	Application No.	ζুγ.∕ Applicant(s)				
	09/764,243	STEPHENS ET AL.				
Office Action Summary	Examiner	Art Unit				
	W. David Coleman	2823				
The MAILING DATE of this communication a Period for Reply	ppears on the cover sheet with the	correspondence address				
A SHORTENED STATUTORY PERIOD FOR REP THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication If the period for reply specified above is less than thirty (30) days, a relif NO period for reply is specified above, the maximum statutory perions Failure to reply within the set or extended period for reply will, by statication and the set of the second patent term adjustment. See 37 CFR 1.704(b). Status	J. 1.136(a). In no event, however, may a reply be eply within the statutory minimum of thirty (30) dod will apply and will expire SIX (6) MONTHS froute, cause the application to become ABANDOI	timely filed lays will be considered timely. om the mailing date of this communication. NED (35 U.S.C. § 133).				
1) Responsive to communication(s) filed on <u>14 April 2003</u> .						
2a) ☐ This action is FINAL . 2b) ☐ This action is non-final.						
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. Disposition of Claims						
4) Claim(s) 1-24 is/are pending in the application	on.					
4a) Of the above claim(s) is/are withdo	rawn from consideration.					
5) Claim(s) is/are allowed.						
6) Claim(s) <u>1-24</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and Application Papers	I/or election requirement.					
9) The specification is objected to by the Examiner.						
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11)☐ The proposed drawing correction filed on is: a)☐ approved b)☐ disapproved by the Examiner.						
If approved, corrected drawings are required in reply to this Office action.						
12)☐ The oath or declaration is objected to by the I	Examiner.					
Priority under 35 U.S.C. §§ 119 and 120						
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) ☐ All b) ☐ Some * c) ☐ None of:						
1. Certified copies of the priority docume	ents have been received.					
2. Certified copies of the priority docume	ents have been received in Applic	ation No				
3. Copies of the certified copies of the preaction application from the International It* See the attached detailed Office action for a lit	Bureau (PCT Rule 17.2(a)).					
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).						
a) The translation of the foreign language parts) Acknowledgment is made of a claim for dome						
Attachment(s)						

U.S. Patent and Trademark Office PTO-326 (Rev. 04-01)

1) Notice of References Cited (PTO-892)

4) Interview Summary (PTO-413) Paper No(s).

5) Notice of Informal Patent Application (PTO-152)
6) Other:

2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)

Art Unit: 2823

DETAILED ACTION

Response to Arguments

Applicant's arguments filed April 14, 2003 have been fully considered but they are not persuasive.

Applicants contend that the prior art rejection 35 U.S.C. 103(a) of Dasse et al., U.S. Patent 5,654,588 in view of Pierrat, U.S. Patent 6,431,111 B1 herein known as Dasse and Pierrat fails to teach Applicant invention. Specifically, Applicants arguer that the prior art rejection does not teach any method of programming the NV cells, (1) involving an additional ion implantation that occurs only when an optional reticle is used in the process.

In response to Applicants contention that the prior art rejection fails to teach any method of programming the NV cells, (1) involving an additional ion implantation that occurs only when an optional reticle is used in the process. The limitations in the arguments cannot be found in the claims. Furthermore, the term "optional" does not further limit Applicants functional process steps.

Applicants contend that the parameters are changing process.

In response to Applicants contention that the claim language provides for a parameter changing process. The limitations in the arguments cannot be found in the claims.

Applicants contend that it would not be obvious to one of ordinary skill in the art to implant a transistor to change is operating characteristics due to an optional reticle.

In response to Applicants contention that one of ordinary skill would not recognize the use of a reticle for memory devices. Applicants should read the entire secondary reference

Pierrat. Pierrat teaches that reticles are incorporated in a process for fabricating memory devices

Art Unit: 2823

and wherein a reticle is sometimes called a mask (column 2, line 64 and column 3, line 39-40).

Dasse teaches that in some embodiments of the present invention, the identification code circuits may include non-volatile memory cells (not shown) such as read only memory (ROM) cells.

Dasse further teaches a variety of ways to program these ROM cells with a different identification code for each integrated circuit die and the further use of a mask (column 8, lines 36-47).

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dasse et al., U.S. Patent 5,654,588 in view of Pierrat, U.S. Patent 6,421,111 B1.
- 3. Pertaining to claim 1, <u>Dasse</u> discloses a semiconductor method substantially as claimed. See FIGS. 1-16, where <u>Dasse</u> teaches a method of detecting a reticle option layer in an integrated circuit device comprising: measuring the current through a first MOS transistor in an integrated circuit device by forcing a test voltage on the drain and the gate wherein said gate and said drain of said first MOS transistor are connected together, wherein the source of said first MOS transistor is connected to a reference voltage, and wherein said first MOS transistor is not parametrically affected by a reticle option layer; measuring the current through a second MOS transistor in said integrated circuit device by forcing same said test voltage on the drain and the gate wherein said gate and said drain of said second MOS transistor are connected together.

Page 4

Art Unit: 2823

wherein the source of said second MOS transistor is connected to a reference voltage, and wherein said second MOS transistor is parametrically affected by said reticle option layer; and comparing said current through said first MOS transistor and said current through said second MOS transistor to detect the presence of said reticle option layer in said integrated circuit device. However, <u>Dasse</u> fails to disclose that a reticle option layer is merely a mask layer. <u>Pierrat</u> teaches a reticle option layer. See Abstract of <u>Pierrat</u> and **FIG. 2**, where <u>Pierrat</u> teaches a reticle option layer. In view of <u>Pierrat</u>, it would have been obvious to one of ordinary skill in the art to incorporate a reticle option layer into the <u>Dasse</u> semiconductor process because a reticle is termed a mask (column 3, line 40). Please note that Dasse teaches performing both functional test and parametric test in which parametric test measure characteristics over a continuous range of input parameters, such as voltage, current, timing, power, etc (columns 5, lines 65-68 and column 6, lines 1-9).

- 4. Pertaining to claim 2, <u>Dasse</u> teaches the method according to Claim 1 wherein said reticle option layer comprises a threshold voltage implantation (column 8, lines 36-47). Please note that it is well known in the art that ROM cells are programmed by implanting a threshold voltage to program the memory cell.
- 5. Pertaining to claim 3, <u>Dasse</u> teaches the method according to Claim 1 wherein said reticle option layer comprises one of the group of: polysilicon, metal, and threshold implantation.
- 6. Pertaining to claim 4, <u>Dasse</u> teaches the method according to Claim 1 wherein said first MOS transistor and said second MOS transistor are the same size, the same direction and in close proximity.

Art Unit: 2823

7. Pertaining to claim 5, <u>Dasse</u> teaches the method according to Claim 1 wherein said reticle option layer comprises a combination of reticle layers.

- 8. Pertaining to claim 6, <u>Dasse</u> teaches the method according to Claim 5 wherein said combination of reticle layers comprises the group of: polysilicon, metal, and threshold implantation.
- 9. Pertaining to claim 7, <u>Dasse</u> teaches the method according to Claim 1 wherein said measuring of said current through said first MOS transistor and said measuring of said current through said second MOS transistor is by directly probing the die of said integrated circuit device.
- 10. Pertaining to claim 8, <u>Dasse</u> teaches the method according to Claim 1 wherein said measuring of said current through said first MOS transistor and said measuring of said current through said second MOS transistor is by probing an output pin of packaged said integrated circuit device.
- Pertaining to claim 9, <u>Dasse</u> teaches the method according to Claim 1 wherein said first MOS transistor and said second MOS transistor comprise one of the group of: NMOS transistors and PMOS transistors.
- Pertaining to claim10, <u>Dasse</u> discloses a semiconductor device substantially as claimed.

 <u>Dasse</u> teaches a method of detecting a threshold voltage implantation reticle option layer in an integrated circuit device comprising:

measuring the current through a first MOS transistor

Art Unit: 2823

in an integrated circuit device by forcing a test voltage on the drain and the gate wherein said gate and said drain of said first MOS transistor are connected together, wherein the source of said first MOS transistor is connected to a reference voltage, and wherein said first MOS transistor has the a first threshold voltage implantation but not the threshold voltage implantation reticle option layer; measuring the current through a second MOS transistor in said integrated circuit device by forcing same said test voltage on the drain and the gate wherein said gate and said drain of said second MOS transistor are connected together, wherein the source of said second MOS transistor is connected to a reference voltage, and wherein said second MOS transistor has both a threshold voltage implantation and said threshold voltage implantation reticle option layer; and comparing said current through said first MOS transistor and said current through said second MOS transistor to detect the presence of said threshold voltage implantation reticle option layer in said integrated circuit device.

However, <u>Dasse</u> fails to disclose that a reticle option layer is merely a mask layer. <u>Pierrat</u> teaches a reticle option layer. See Abstract of <u>Pierrat</u> and **FIG. 2**, where <u>Pierrat</u> teaches a reticle option layer. In view of <u>Pierrat</u>, it would have been obvious to one of ordinary skill in the art to incorporate a reticle option layer into the <u>Dasse</u> semiconductor process because a reticle is termed a mask (column 3, line 40). Please note that Dasse teaches performing both functional test and parametric test in which parametric test measure characteristics over a continuous range of input parameters, such as voltage, current, timing, power, etc (columns 5, lines 65-68 and column 6, lines 1-9).

Art Unit: 2823

- 13. Pertaining to claim 11, <u>Dasse</u> teaches the method according to Claim 10 wherein said first MOS transistor and said second MOS transistor are the same size, the same direction and in close proximity.
- 14. Pertaining to claim12, <u>Dasse</u> teaches the method according to Claim 10 wherein said measuring of said current through said first MOS transistor and said measuring of said current through said second MOS transistor is by directly probing the die of said integrated circuit device.
- 15. Pertaining to claim13, <u>Dasse</u> teaches the method according to Claim 10 wherein said measuring of said current through said first MOS transistor and said measuring of said current through said second MOS transistor is by probing an output pin of packaged said integrated circuit device.
- Pertaining to claim 14, Dasse teaches the method according to Claim 10 wherein said first MOS transistor and said second MOS transistor comprise one of the group of: NMOS transistors and PMOS transistors.
- Pertaining to claim15, <u>Dasse</u> discloses a semiconductor process substantially as claimed.

 <u>Dasse</u> teaches a method of detecting a threshold voltage implantation reticle option layer in an integrated circuit device comprising:

selecting a first NMOS transistor in an integrated

circuit device in a first test mode so that the voltage at the drain and the gate of said first NMOS transistor may be measured at an output pin of said integrated circuit device wherein said gate and said drain of said first NMOS transistor are connected together, wherein the source of said first NMOS transistor is connected to ground, and wherein said first NMOS transistor has the a

Art Unit: 2823

layer; measuring said voltage at said output pin in said first test mode when an internal a first voltage is connected to said drain and said gate through a first internal a first resistance; selecting a second NMOS transistor in said integrated circuit device in a second test mode so that the voltage at the drain and the gate of said second NMOS transistor may be measured at said output pin of said integrated circuit device wherein said gate and said drain of said second NMOS transistor are connected together, wherein the source of said NMOS transistor is connected to ground, and wherein said second NMOS transistor has both said a first threshold voltage implantation and said threshold voltage implantation reticle option layer; measuring said voltage at said output pin in said second test mode when said internal a first voltage is connected to said drain and said gate through a second internal a first resistance; and comparing said voltage at said output pin in said first test mode with said voltage at said output pin in said second test mode with said voltage implantation reticle option layer in said integrated circuit device.

However, <u>Dasse</u> fails to disclose that a reticle option layer is merely a mask layer. <u>Pierrat</u> teaches a reticle option layer. See Abstract of <u>Pierrat</u> and **FIG. 2**, where <u>Pierrat</u> teaches a reticle option layer. In view of <u>Pierrat</u>, it would have been obvious to one of ordinary skill in the art to incorporate a reticle option layer into the <u>Dasse</u> semiconductor process because a reticle is termed a mask (column 3, line 40). Please note that Dasse teaches performing both functional test and parametric test in which parametric test measure characteristics over a continuous range of input parameters, such as voltage, current, timing, power, etc (columns 5, lines 65-68 and column 6, lines 1-9).

Art Unit: 2823

- 18. Pertaining to claim16, <u>Dasse</u> teaches the method according to Claim 15 wherein said selecting of said first NMOS transistor is by a multiplex circuit and wherein said selecting of said second MMOS is by a multiplex circuit.
- 19. Pertaining to claim17, <u>Dasse</u> teaches the method according to Claim 15 further comprising:

amplifying said voltage at said drain and said gate of said first NMOS transistor and said second NMOS transistor to thereby generate an amplified drain and gate voltage at said output pin.

- 20. Pertaining to claim18, <u>Dasse</u> the method according to Claim 15 wherein said first NMOS transistor and said second NMOS transistor are the same size, the same layout orientation, and in close proximity.
- 21. Pertaining to claim19, <u>Dasse</u> teaches the method according to Claim 15 wherein said first internal resistance and said second internal resistance comprise the same resistance value.
- Pertaining to claim 20, <u>Dasse</u> teaches a semiconductor process substantially as claimed.

 <u>Dasse</u> teaches a method of detecting a threshold voltage implantation reticle option layer in an integrated circuit device comprising:

selecting a first PMOS transistor in an integrated circuit device in a first test mode so that the voltage at the drain and the gate of said first PMOS transistor may be measured at an output pin of said integrated circuit device wherein said gate and said drain of said first NMOS transistor are connected together, wherein the source of said first PMOS transistor is connected to an internal a first voltage, and wherein said first PMOS transistor has the a first threshold voltage implantation but not the threshold voltage implantation reticle option layer:

Art Unit: 2823

measuring said voltage at said output pin in said first test mode when said drain and said gate are connected to ground through a first internal a first resistance; selecting a second PMOS transistor in said integrated circuit device in a second test mode so that the voltage at the drain and the gate of said second PMOS transistor may be measured at said output pin of said integrated circuit device wherein said gate and said drain of said second PMOS transistor are connected together, wherein the source of said PMOS transistor is connected to said internal a first voltage, and wherein said second PMOS transistor has both said a first threshold voltage implantation and said threshold voltage implantation reticle option layer; measuring said voltage at said output pin in said second test mode when said drain and said gate are connected to said ground through a second internal a first resistance; and comparing said voltage at said output pin in said first test mode with said voltage at said output pin in said first test mode with said voltage at said output pin in said second test mode to detect the presence of said threshold voltage implantation reticle option layer in said integrated circuit device.

However, <u>Dasse</u> fails to disclose that a reticle option layer is merely a mask layer. <u>Pierrat</u> teaches a reticle option layer. See Abstract of <u>Pierrat</u> and **FIG. 2**, where <u>Pierrat</u> teaches a reticle option layer. In view of <u>Pierrat</u>, it would have been obvious to one of ordinary skill in the art to incorporate a reticle option layer into the <u>Dasse</u> semiconductor process because a reticle is termed a mask (column 3, line 40). Please note that Dasse teaches performing both functional test and parametric test in which parametric test measure characteristics over a continuous range of input parameters, such as voltage, current, timing, power, etc (columns 5, lines 65-68 and column 6, lines 1-9).

Art Unit: 2823

- 23. Pertaining to claim 21, <u>Dasse</u> teaches the method according to Claim 20 wherein said selecting of said first PMOS transistor is by a multiplex circuit and wherein said selecting of said second PMOS is by a multiplex circuit.
- 24. Pertaining to claim 22, <u>Dasse</u> teaches the method according to Claim 20 further comprising:

amplifying said voltage at said drain and said gate of said first PMOS transistor and said second PMOS transistor to thereby generate an amplified drain and gate voltage at said output pin.

25. Pertaining to claim 23, <u>Dasse</u> teaches the method according to Claim 20 wherein said first PMOS transistor and said second PMOS transistor are the same size, the same layout orientation, and in close proximity.

Pertaining to claim 24, <u>Dasse</u> teaches the method according to Claim 20 wherein said first internal resistance and said second internal resistance comprise the same resistance value.

Conclusion

- 26. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).
- A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,

Art Unit: 2823

however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

28. Any inquiry concerning this communication or earlier communications from the examiner should be directed to W. David Coleman whose telephone number is 703-305-0004. The examiner can normally be reached on 9:00 AM-5:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on 703-306-2794. The fax phone numbers for the organization where this application or proceeding is assigned are 703-308-7722 for regular communications and 703-308-7721 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

W. David Coleman Primary Examiner

Art Unit 2823

WDC June 5, 2003